
IDT82V3355
SYNCHRONOUS ETHERNET WAN PLL
Programming Information
109
May 19, 2009
PHASE_OFFSET[9:8]_CNFG - Phase Offset Configuration 2
Address:7BH
Type: Read / Write
Default Value: 0XXXXX00
Bit
Name
Description
7PH_OFFSET_EN
This bit determines whether the input-to-output phase offset is enabled.
0: Disabled. (default)
1: Enabled.
6 - 2
-
Reserved.
1 - 0
PH_OFFSET[9:8]
These bits represent a 2’s complement signed integer. If the value is multiplied by 0.61, the input-to-output phase offset in ns
to adjust will be gotten.
76543210
PH_OFFSET_E
N
-
PH_OFFSET9
PH_OFFSET8